Skip to content

tharunchitipolu/RISC-V-32I-based-core-with-Advanced-Extensible-Interface

BranchesTags

Repository files navigation

Verilog files located in sources_1/new

About

5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.

Topics

arm pipeline cache processor verilog systemverilog computer-architecture testbench verilog-hdl risc-v digitaldesign axi3

Resources

Readme
Activity

Stars

8 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

 
 
 

Contributors

Languages