Skip to content

ASoC: SOF: Intel: hda: follow strict BDLE address alignment for ACE4#5684

Draft
kv2019i wants to merge 1 commit intothesofproject:topic/sof-devfrom
kv2019i:202603-ace4-strict-bdle-alignment
Draft

ASoC: SOF: Intel: hda: follow strict BDLE address alignment for ACE4#5684
kv2019i wants to merge 1 commit intothesofproject:topic/sof-devfrom
kv2019i:202603-ace4-strict-bdle-alignment

Conversation

@kv2019i
Copy link
Collaborator

@kv2019i kv2019i commented Mar 5, 2026

Intel ACE4 based products require host to strictly follow HDA spec guidance on BDLE address alignment. Each BDLE address must be aligned to 128 bytes, and given ALSA periods are directly mapped to BDLEs, period size must be 128 aligned as well.

Reported-by: Peter Ujfalusi peter.ujfalusi@linux.intel.com

Intel ACE4 based products require host to strictly follow HDA
spec guidance on BDLE address alignment. Each BDLE address must be
aligned to 128 bytes, and given ALSA periods are directly mapped
to BDLEs, period size must be 128 aligned as well.

Reported-by: Peter Ujfalusi <peter.ujfalusi@linux.intel.com>
Signed-off-by: Kai Vehmanen <kai.vehmanen@linux.intel.com>
@kv2019i kv2019i requested a review from ujfalusi March 5, 2026 17:58
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant